

X-Series 106 I/O Board **Datasheet**

1. Hardware Specification

Digital DC Inputs			Digital DC Outputs		
Inputs per Module	12		Outputs per Module	12	
Commons per Module	1		Commons per Module	1	
Input Voltage Range	0 VDC - 24 VDC		Output Type	Sourcing / 10 K Pull-Down	
Absolute Max. Voltage	35 VDC Max.		Absolute Max. Voltage	30 VDC Max.	
Input Impedance	10 kΩ		Output Protection	Short Circuit & Overvoltage	
1			Max. Output Current per	0.5 A	
Input Current	Positive Logic	Negative Logic	point	0.57	
Minimum 'On' current	0.8 mA	-1.6 mA	Max. Total Current per driver	2A Continuous	
Maximum 'Off' current.	0.3 mA -2.1 mA		(Q1-4, Q5-8, Q9-12).	2A Continuous	
Min 'On' Innut	8 VDC			30 VDC	
Min 'On' Input	0 VDC		Max. Output Supply Voltage Minimum Output Supply	10 VDC	
Max 'Off' Input	3 VDC		Voltage	10 VDC	
OFF to ON Response	1 ms		Max. Voltage Drop at Rated	0.25 VDC	
·	_		Current		
ON to OFF Response	1 ms		Min. Load	None	
Galvanic Isolation	None.		I/O Indication	None	
Logic Polarity	Positive and Ne Common pin le	egative based on vel.	Galvanic Isolation	None	
I/O Indication	None.		OFF to ON Response	150nS	
High Speed Counter Inputs*	4 - DIN 8-12		ON to OFF Response	150nS	
High Speed Counter Max	XLE/T/6/10 / X	I 4/7	PWM Out*	XLE/T/6/10 / XL4/7	
Freq*	10KHz / 500KH		1 WW Out	65KHz / 500KHz	
Connector Type	3.5mm Pluggable cage clamp connector		Output Characteristics	Current Sourcing (Pos logic)	
Analog Inputs	001100101				
Number of Channels	6		Absolute max Input Voltage	-0.5 -12V dc. (+/-30Vdc)	
Transcr or Griannels	0-20mA, 4-20 mA dc.			$T/C / RTD / mV > 2 M\Omega$	
0-60mV/0-10V/dc			Input Impedance	mA: 15 Ω + 1.5 V	
Input Range			(Clamped @ -0.5 to	V: 1.1 MΩ	
	T/C - J, K, N, T, E, R, S, B RTD - PT100, PT1000		10.23VDC).	V. 1.1 10122	
	14 - 17 Bits (variable depending		Galvanic Isolation	None	
Nominal Resolution		out type)	Carvariic isolation	TVOICE	
Sensor Range and Accuracy	Input Type	Range		Accuracy	
densor Kange and Accuracy	TC J		00°C / -184 to 1832°F	± 0.2% FS ± 1°C	
	TC K		72°C / -202 to 2501.6°F	± 0.2% FS ± 1°C	
	TC T		0°C / -202 to 752°F	± 0.2% FS ± 1°C	
	TC E		0°C / -202 to 1436°F	± 0.2% FS ± 1°C	
	TC N		00°C / -202 to 2372°F	± 0.2% FS ± 1°C	
	TC R, S		3°C / 68 to 3214.4°F	± 0.2% FS ± 3°C	
	TC B		20°C / 212 to 3308°F	± 0.2% FS ± 3°C	
	PT100/1000		0°C / -328 to 1562°F	± 0.15% FS	
	0-20mA 0-20mA			± 0.15% FS	
	0-60mV 0-60mV			± 0.15% FS	
	0-60mV				
	0-10V	0-10V		± 0.15% FS	
Conversion Speed	0-10V	0-10V	in approx. 150mS.		
	0-10V	0-10V	in approx. 150mS.		
Analog Outputs	0-10V	0-10V	in approx. 150mS. Minimum Current load		
	0-10V Minimum all ch	0-10V annels converted		± 0.15% FS	
Analog Outputs Number of Channels Output Ranges	0-10V Minimum all ch	0-10V annels converted	Minimum Current load	$\pm0.15\%$ FS 500Ω None Min all channels once per	
Analog Outputs Number of Channels Output Ranges Nominal Resolution	0-10V Minimum all ch. 4 0 – 10Vdc. 0 – 20mA, 4-20 12 Bits	0-10V annels converted	Minimum Current load Galvanic Isolation	± 0.15% FS 500Ω None	
	0-10V Minimum all ch. 4 0 – 10Vdc. 0 – 20mA, 4-20	0-10V annels converted	Minimum Current load Galvanic Isolation	$\pm 0.15\%$ FS 500Ω None Min all channels once per	

^{*}see I/O information below for detail regarding HSC and PWM

June 9, 2015


© Horner APG LLC. This drawing is the property of Horner APG LLC and shall not be disclosed or reproduced except as specifically authorised. Page 1 of 3




2. Connection Details









For ease of operability, the high density terminals are divided into more manageable pairs of connectors (J1A + J1B, J2A + J2B, J3A + J3B)


To ensure proper installation, connector symbols must match as seen below:



J1A 12 V N1	I1 I2		Signal Name	J1 Prange/ Breen)	
J1A I3 V N3 I4 V N4 I5 V N5 I6 V N6 I7 V N7 I8 V N8 H1 HSC1 / V N10 H3 HSC2 / V N11 H4 HSC4 / V N12 OV Common A1A Univ. Al 1 pin 1	13	-00	V IN1	11	$\overline{}$
J1A 15 V N4	14	2.	V IN2	12	
J1A 15 V N4	15	\$ _ _ _ _ _ _	V IN3	13	
J1A	16	12	V IN4	14	
17 V IN7 18 V IN8 H1 HSC1 / V IN9 H2 HSC2 / V IN10 H3 HSC3 / V IN11 H4 HSC4 / V IN12 0V Common A1A Univ. Al 1 pin 1	17	00	V IN5	15	
18	18	0	V IN6	16	J1A
H1 HSC1 / V IN9 H2 HSC2 / V IN10 H3 HSC3 / V IN11 H4 HSC4 / V IN12 OV Common A1A Univ. Al 1 pin 1	H1	00	V IN7	17	
H2 HSC2 / V IN10 H3 HSC3 / V IN11 H4 HSC4 / V IN12 0V Common A1A Univ. Al 1 pin 1	H2		V IN8	18	
H3 HSC3 / V IN11 H4 HSC4 / V IN12 0V Common A1A Univ. Al 1 pin 1	H3		HSC1 / V IN9	H1	
H4 HSC4 / V IN12 0V Common A1A Univ. Al 1 pin 1	H4		HSC2 / V IN10	H2	
0V Common A1A Univ. Al 1 pin 1 20mA Transmitter ↑			HSC3 / V IN11		
A1A Univ. Al 1 pin 1	0V		HSC4 / V IN12	H4	
A1A Univ. Al 1 pin 1	A1A		Common	0V	
A1B Univ. Al 1 pin 2	A1B	rransmitter T	Univ. Al 1 pin 1	A1A	
27.11 22	A1C	_	Univ. Al 1 pin 2	A1B	
A1C Univ. Al 1 pin 3 —	N/C		Univ. Al 1 pin 3		
J1B N/C No Connection	A2A	T/C /-	No Connection		JIB
A2A Univ. Al 2 pin 1	A2B	*			
A2B Univ. Al 2 pin 2	A2C	_			
A2C Univ. Al 2 pin 3	N/C				
N/C No Connection		l	No Connection	N/C	

	J3 range/ reen)	Signal Name	— N/C — A3A
	N/C	No Connection	A3B
	A3A	Univ. Al 3 pin 1	Ø. A3C
	A3B	Univ. Al 3 pin 2	
	A3C	Univ. AI 3 pin 3	— N/C
Univ.	N/C	No Connection	A4A
Al	A4A	Univ. AI 4 pin 1	A4B
	A4B	Univ. Al 4 pin 2	RTD A4C
	A4C	Univ. Al 4 pin 3	— N/C
	N/C	No Connection	
	A5A	Univ. Al 5 pin 1	20mA A5A
	A5B	Univ. Al 5 pin 2	Transmitter 4 A5B
	A5C	Univ. Al 5 pin 3	A5C
Univ.	N/C	No Connection	N/C
Al	A6A	Univ. Al 6 pin 1	
	A6B	Univ. Al 6 pin 2	T/C (- A6A
	A6C	Univ. AI 6 pin 3	+ A6B
	OV	Common	— A6C
	V4	V OUT4*	ov
			The state of the s
			V4


	(Black/ Green)	Signal Name	V3
	V3	V OUT 3*	V2 LOAD .
	V2	V OUT 2*	V1 + LOAD - 0-20mA Out
	V1	V OUT 1*	mA4 LOAD 0-20mA Out
	mA4	mA Out 4*	mA3
2A	mA3	mA Out 3*	mA2
	mA2	mA Out 2*	mA1
	mA1	mA Out 1*	Q1 LOAD
	Q1	OUT 1 / PWM1	Q2 LOAD
	Q2	OUT 2 / PWM2	Q3 LOAD
	Q3	OUT 3	Q4 LOAD
	Q4	OUT 4	Q5 LOAD
	Q5	OUT 5	Q6 LOAD
	Q6	OUT 6	Q7 LOAD
2B	Q7	OUT 7	
4D _	Q8	OUT 8	Q8 LOAD
	Q9	OUT 9	Q9 LOAD
	Q10	OUT 10	Q10 LOAD
	Q11	OUT 11	Q11 LOAD
	Q12	OUT 12	Q12 LOAD
	V+	V External+	V+ • • •
	0V	Common	nv



2.2 Example Universal Input Wiring Schematic

Page 2 of 3 June 9, 2015





3. Configuration

The data registers are as follows:

Digital Inputs	Digital Outputs	Analogue Inputs	Analogue Outputs
%I1-12	%Q1-12	%AI1-4, %AI33-38	%AQ9-12

Note that the first four analogue inputs are mapped to both %Al1-4 and %Al33-36, analogue input channels 5 & 6 are mapped to %Al37 and %Al38 respectively only.

3.1 Data values:

The analogue inputs return data types as follows:

Input Mode	Data format	Comment
0-2mA, 4-20mA	0-32000	
0-10V, 0-60mV	0-32000	
T/C, RTD	Temperature in °C or °F to 1 decimal place xxx.y	°C or °F may be selected in the I/O config section. The value is an integer, the user should divide by 10.

3.2 Status Register

Register	Description							
%R1	Bit-wise status register enable – R1.1 – R1.9 enable for registers R2 to R9							
%R2	Firmware version							
%R3	Watchdog c	ount – cleared	d on power-up).				
%R4		Status bits -		4	3	2		1
			Rese	rved	Normal	Config		Calibration
%R5	Scan rate of	Scan rate of the 106 board (average) in units of 100µS.						
%R6	Scan rate of the 106 board (max) in units of 100µS.							
%R7	Channel Sta	atus Chan	inel 2	•	Channel 1			
	8	7	6	5	4	3	2	1
	Open RTD	Out of Limits	Shorted RTD	Open T/C	Open RTD	Out of Limits	Shorted RTD	Open T/0
%R8	Channel Status Channel 4			•	Channel 3	•		•
	8	7	6	5	4	3	2	1
	Open RTD	Out of Limits	Shorted RTD	Open T/C	Open RTD	Out of Limits	Shorted RTD	Open T/0
%R9	Channel Sta	Channel Status Channel 6			Channel 5			
	8	7	6	5	4	3	2	1
	Open RTD	Out of Limits	Shorted RTD	Open T/C	Open RTD	Out of Limits	Shorted RTD	Open T/0
%R10-14	Reserved	•	•	•	•	•	•	•

Note: For the purposes of the example, the block is shown starting at %R1, but it can be set to anywhere in the %R memory map.

Page 3 of 3 June 9, 2015